Cadence Design Systems, Inc. Principal Application Engineer in Petah Tikva, Israel
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
BSc in Electrical engineering / Software engineering with distinction
Minimum of 5 years experience design/verification methodologies.
Experience with verification flows that include UVM.
Experience and knowledge of protocols like Ethernet, USB, SATA, PCIe (Not require all) – advantage.
Knowledge in RTL and TB Languages – Verilog or VHDL, SV or ‘e’ - Must
Knowledge in one or more of the following Languages: C / C++ / System-C / TLM for Design & Verification – advantage.
Team orientated, Good judgment under pressure
We’re doing work that matters. Help us solve what others can’t.
Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.
Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.
Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Cadence Design Systems, Inc.
- Cadence Design Systems, Inc. Jobs